Docket No.: MWS-039RCE
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Letters Patent of:
Steve Johnson

Patent No.: 7636914 B1

Issued: December 22, 2009

For: SYSTEM AND METHOD FOR PROVIDING
CONTEXT TO OPERATOR OVERLOADING

REQUEST FOR CERTIFICATE OF CORRECTION
PURSUANT TO 37 CFR 1.322

Attention: Certificate of Correction Branch
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

Upon reviewing the above-identified patent, Patentee noted typographical errors which should be corrected.

In the Claims:

At column 9, line 2 (claim 10, line 2) of the printed patent, please insert --VHDL,-- before VERILOG.

At column 9, line 2 (claim 10, line 2) of the printed patent, please delete "Verilog" before C#.

At column 10, line 34 (claim 18, line 3) of the printed patent, please insert --objects-- before to.

At column 10, line 49 (claim 23, line 2) of the printed patent, please change "Verilog" to --VERILOG--.

The errors were not in the application as filed by applicant; accordingly no fee is required.

Transmitted herewith is a proposed Certificate of Correction effecting such amendment. Patentee respectfully solicits the granting of the requested Certificate of Correction.

Dated: February 5, 2010   Respectfully submitted,

                                                 Electronic signature: /Kevin J. Canning/
                                                 Kevin J. Canning
                                                 Registration No.: 35,470
                                                 LAHIVE & COCKFIELD, LLP
                                                 One Post Office Square
                                                 Boston, Massachusetts 02109-2127
                                                 (617) 227-7400
                                                 (617) 742-4214 (Fax)
                                                 Attorney/Agent For Applicant

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

Page _1_ of _1_

PATENT NO. : 7636914 B1

APPLICATION NO. : 10/692,524

ISSUE DATE : December 22, 2009

INVENTOR(S) : Steve JOHNSON

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

At column 9, line 2 (claim 10, line 2) of the printed patent, please insert --VHDL,-- before VERILOG.

At column 9, line 2 (claim 10, line 2) of the printed patent, please delete "Verilog" before C#.

At column 10, line 34 (claim 18, line 3) of the printed patent, please insert --objects-- before to.

At column 10, line 49 (claim 23, line 2) of the printed patent, please change "Verilog" to -- VERILOG--.

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being transmitted via the Office electronic filing system in accordance with § 1.6(a)(4).

Dated: February 5, 2010   Electronic Signature for Kevin J. Canning: /Kevin J. Canning/

MAILING ADDRESS OF SENDER (Please do not use customer number below):
Kevin J. Canning
LAHIVE & COCKFIELD, LLP   1
One Post Office Square
Boston, Massachusetts 02109-2127